03/01/2007 0300

MAR 0 1 2007

D_{VA} FACTOMILE COMMUNICATIONS

E3185137685

PAGE 01

DISCOVISION ASSOCIATES

2265 E. 220th Street, Long Beach CA 90810

(310) 952-3300

To:

Examiner: DIEP, Nhon T.

Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450

Date: March 1, 2007

Number of Pages: Cover + 2

From:

Caroline T. Do, Esq.

FAX NO.: 1 (571) 273-2885

Reg. No. 47,529

TEL NO.: 1 (571) 272-7328

FAX: (310) 513-7685

Re:

U.S. Patent Application Serial No.:

09/974,530

Filing Date: October 10, 2001
Title: MULTISTANDARD VIDEO
DECODER AND DECOMPRESSION
SYSTEM FOR PROCESSING ENCODED
BIT STREAMS INCLUDING A VIDEO

FORMATTER AND METHODS RELATING

THERETO

Confirmation No.: 1318

Art Unit: 2613

Inventor: Adrian P. Wise et al.

Attorney Docket No.:

94100423(EP)USC1X1C1D7D1 PDDD

Examiner Diep's Fax: 1 (571) 273-7328

PLEASE CONTACT US IF ANY PAGES ARE

ILLEGIBLE OR ARE NOT RECEIVED

Page:#65

Dear Examiner Diep:

Thank you for your patience and kindly acknowledge receipt by a return fax.

DISCOVISION ASSOCIATES

Bac-Ha Phan
Patent Prosecution Assistant
INTELLECTUAL PROPERTY DEVELOPMENT
Direct: 310-952-3326
bacha.phan@discovision.com

CONFIDENTIALITY NOTE

THE INFORMATION CONTAINED IN THIS TELECOPY MAY BE LEGALLY PRIVILEGED AND IS CONFIDENTIAL INFORMATION INTENDED ONLY FOR THE USE OF THE INDIVIDUAL OR ENTITY NAMED ABOVE. IT IS EXEMPT FROM DISCLOSURE UNDER APPLICABLE LAW, INCLUDING COURT ORDERS, IF THE READER OF THIS MESSAGE IS NOT THE INTENDED RECIPIENT OR THE EMPLOYEE OR AGENT RESPONSIBLE FOR DELIVERING THIS TELECOPY TO THE INTENDED RECIPIENT. YOU ARE HEREBY NOTIFIED THAT ANY USE, DISSEMINATION, DISTRIBUTION OR COPY OF THIS TELECOPY OR ITS INFORMATION IS STRICTLY PROHIBITED. IF YOU HAVE RECEIVED THIS TELECOPY IN ERROR, PLEASE IMMEDIATELY NOTIFY US BY TELEFAX OR TELEPHONE USING THE ABOVE NUMBERS AND AIRMAIL

10

interface according to this embodiment can be adapted very easily to different applications.

The duplication stage shown in Fig. 8 also has two latches LEIN and LEOUT that, as in the example shown in Fig. 6, latch the state of the extension bit at the input and at the output of the stage, respectively. As Fig. 8a shows, the input extension latch LEIN is clocked synchronously with the input data latch LDIN and the validation signal IN VALID.

For ease of reference, the various latches included in the duplication stage are paired below with their respective output signals:

delete Uni Paragraph

In the duplication stage, the output from the data latch LDIN forms intermediate data referred to as MID_DATA. This intermediate data word is loaded into the data output latch LDOUT only when an intermediate acceptance signal (labeled "MID_ACCEPT" in Fig. 8a) is set HIGH.

The portion of the circuitry shown in Fig. 8 below the acceptance latches LAIN, LAOUT, shows the circuits that are added to the basic pipeline structure to generate the various